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Abstract — The control proposed and analyzed in this paper is 
based on the peak current mode control of the output capacitor 
current of a Buck converter. The output capacitor current loop 
provides fast dynamic response to the control since it behaves as 
a feed-forward of the load current while the voltage loop 
provides accurate steady state regulation. A simulation oriented 
averaged model of the proposed control has been developed to 
design the external voltage loop. As shown in simulations, with 
the converter switching at 5 MHz, the proposed control with a 
voltage loop of 50 kHz bandwidth has the same voltage drop and 
a similar dynamic response as a 1 MHz bandwidth voltage mode 
control. The reduction of the bandwidth makes easier the 
control implementation and integration. Finally, experimental 
results have been achieved verifying the fast dynamic response 
of the proposed control under load steps. 
Index Terms— DC/DC converters, high switching frequency, 
fast dynamic response, output capacitor current and integration. 
I. INTRODUCTION 
Nowadays, many power supplies applications demand fast 
dynamic response. However, the high bandwidth needed, if a 
linear control is used, is difficult to obtain because of 
parasitic effects, component variation and non-idealities of 
the error amplifier. One technique to face up to these 
limitations is the combination of non-linear and linear control 
[1], P ] . 
Well known non-linear strategies are V2 ([2] and [3]) or 
hysteretic control [3] of the output voltage. Both require 
sensing the output voltage ripple, which is very small 
compared to the dc value and it is very sensitive to parasitic 
effects. It is also required to have a triangular output ripple 
given by the ESR (ESR must be dominant or it will be 
required an additional resistor that worsens the regulation 
under load changes). 
The non-linear and linear control scheme proposed in [1] is 
based on a hysteretic control of the output capacitor (Cout) 
current of a Buck converter. It achieves a faster control action 
under load steps since the output capacitor current reacts 
instantaneously (Fig. 1). The problem is to measure the 
output capacitor current but it can be estimated with the non-
invasive method described in [4]. This control technique has 
very fast dynamic response under load steps. However, this 
method suffers some limitations: variable frequency, 
restricted operation by the hysteretic bandwidth and 
sensitivity to current sensor mismatches [4]. 
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Fig. 1. Hysteretic control of the output capacitor current. 
The control proposed in this paper avoids these problems. 
It is based on the capacitor current-injected control described 
in [5] but using a non-invasive output capacitor current 
sensor [4]. With the proposed control the dynamic response is 
fast and the required bandwidth in the voltage loop is low. 
This fast response can be used in high frequency converters 
(5MHz) to reduce the output capacitor, making easier the 
integration. 
The main contribution of this paper is the development of a 
simulation oriented averaged model and the real 
implementation in a prototype of the peak current mode 
control of the output capacitor current based on a non-
invasive sensor. 
II. NON-INVASIVE OUTPUT CAPACITOR CURRENT 
ESTIMATION 
The non-invasive capacitor current estimation method 
described in [4], and used in the control proposed in this 
paper, consists of a RLC network. The basic idea is to use an 
RLC network in parallel with the output capacitor to measure 
the current by matching phases, time constants and scaling 
impedances. The current in the parallel network of the output 
capacitor is proportional to the Cout current (Fig. 2). The 
physical implementation of the RLC network is done with a 
trans-impedance amplifier as shown in Fig. 3 and the voltage 
obtained at the sensor output (Vs) is proportional to the output 
capacitor current (Icout)-
Same phase 
Fig. 2. RLC network and sensor matching. [4] 
Fig. 3. Physical implementation of the capacitor current sensing 
method (RLC network). [4] 
III. PROPOSED SOLUTION 
A. Operating principle of the proposed control 
The control proposed and analyzed in this paper is based 
on the peak current mode control of the output capacitor 
current [5] of a Buck converter (Fig. 4). 
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Fig. 4. Peak current mode control of the output capacitor current. 
The output capacitor current is sensed with the non-
invasive method described in [4]. The control signal (addition 
of the sensor signal and the compensating slope) is compared 
with the output signal from the voltage loop error amplifier 
(VIref). When the control signal reaches the reference, the 
main MOSFET switches off. Then, due to the RS latch, when 
the period finishes the main MOSFET switches on (Fig. 5). 
Hence, this control prevents from the problem of variable 
frequency. The output capacitor current loop provides fast 
dynamic response to load transitions since it behaves as a 
feed-forward of the load current while the voltage loop 
provides accurate steady state regulation. The limitation of 
the current mode control is that for duty cycles higher than 
50% a sub-harmonic oscillation appears, so compensating 
slope must be added (Fig. 5) to prevent it. Besides, this 
compensating slope helps to desensitize this technique to 
current sensor mismatches and parasitic effects. On the other 
hand, the higher the slope compensation, the worst the 
dynamic response, being a design trade-off 
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Fig. 5. Modulator. Slope compensation. 
B. Averaged model of the proposed control 
One of the advantages of the control proposed is that the 
voltage loop doesn't need a high bandwidth to achieve fast 
dynamic response since the current loop behaves as a feed-
forward of the output current. 
A simulation oriented averaged model of the peak current 
mode control [7] of a buck converter (Fig. 6) has been 
developed in order to obtain the reference (VIref) to output 
voltage (Vout) frequency response and design a regulator to 
close the external voltage loop. 
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Fig. 6. Circuit to be modeled: buck converter with peak current mode 
control of the output capacitor current. 
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Fig. 7. Averaged model of the proposed control with the current loop closed. 
The power supply vg in the averaged model (Fig. 7) is a 
dependent source whose mean value is: 
{Vg)=Vm-d (1) 
the where vm is the instantaneous input voltage and d 
instantaneous duty cycle. 
The instantaneous value of the reference (viref) is calculated 
as the output capacitor current peak value with the addition of 
a compensating slope (Fig. 6) as shown in (2): 
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where Ksensor is the sensor gain, <icout> the mean value of the 
output capacitor current, vm the instantaneous input voltage, 
Vout the instantaneous output voltage, L the output filter 
inductance, fsw the switching frequency, d the instantaneous 
duty cycle, VDC siope the compensating slope DC value and 
Vpp siope the compensating slope peak to peak value. 
Finally, the value of <Vg> is obtained working out the 
variable d in (2) and introducing it in (1). 
In Fig. 8 is shown the reference (Viref) to output voltage 
(Vout) frequency response obtained for a buck converter with 
the simulation oriented model and the following 
specifications: Vm=3V, V0Ut=lV, fsw=lMHz, L=830nH and 
Cout=130uF. 
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Fig. 8. Reference (Viref) to output voltage (Vout) frequency response. 
Finally, the accuracy of the averaged model has been 
validated in simulation (Fig. 9) with a regulator designed for 
a bandwidth of 10kHz. 
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Fig. 9. Switching converter and averaged model output voltage response in 
closed loop under load step (2A). 
C. External voltage loop design 
Regarding the averaged model developed the voltage 
regulator has been designed for two external voltage loop 
bandwidths: 10 kHz and 50 kHz. With a buck converter with 
Vm=3V, V0Ut=lV, fsw=lMHz, L=830nH and Cout=130uF, Fig. 
10 and Fig. 11 show the simulated response of the proposed 
control with the slow (AB=10kHz) and fast (AB=50kHz) 
voltage regulators. The voltage drop is similar in both cases 
and very low (18mV) (Fig. 10) providing faster recovery time 
the faster voltage loop (AB= 50kHz), as expected. The 
control response is very fast and the inductor current changes 
rapidly (Fig. 11), thanks to the output capacitor current loop. 
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Fig. 10. Output voltage response under a 10A/us load step (2 A). 
iv. COMPARISON OF THE PROPOSED CONTROL WITH A HIGH 
BANDWIDTH VOLTAGE MODE CONTROL 
The proposed control (with an external voltage loop 
designed with a bandwidth of 50 kHz) is compared with a 
fast voltage mode control. This comparison is done through 
simulations in a buck converter being Vin=3V, V0Ut=lV, 
fsw=lMHz, L=830nH and Cout=130nF. 
As shown in simulations (Fig. 13 and Fig. 14), a similar 
dynamic response and voltage drop have been achieved 
comparing the proposed control scheme with an external 
voltage loop of 50kHz and a voltage mode control with a 
bandwidth of 200kHz. That means a bandwidth four times 
lower with the proposed control, making easier the 
implementation and integration of the system. 
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Fig. 11. Inductor current response under a 10A/us load step (2 A). 
The response of the control with the 50KHz bandwidth 
regulator is detailed in Fig. 12. The control signal is the 
sensed output capacitor current with the addition of the 
compensating slope. The compensating slope amplitude 
should be high enough to avoid sub-harmonic oscillations 
over 50% duty cycles and parasitic effects, but also it should 
be low enough to reduce the influence on the system dynamic 
response. When the load step up occurs this control signal 
goes down immediately, as it does the output capacitor 
current. The reference signal obtained in the external voltage 
loop changes since there is an error between the output 
voltage and the reference voltage until the new steady state is 
reached. 
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Fig. 12. Reference, control and gate signal response under a 10A/us load 
step (2 A). Control signal is the sensed ICout with the addition of the 
compensating slope. 
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Fig. 13. Output voltage response under a 10A/us load step (2 A). 
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Fig. 14. Inductor current response under a 10A/us load step (2 A). 
In Fig. 15 and Fig. 16 the Bode plots of the closed loop 
response of both controls are shown. 
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Fig. 15. Closed loop response Bode plot of the proposed control. 
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Fig. 16. Closed loop response Bode plot of the voltage mode control. 
If the converter switching frequency is 5MHz, the 
comparison becomes more interesting. In this case, Vin=3V, 
Vou = lV, fw=5MHz, L=100nH, Cout=10|xF. In order to 
compare the control response at 5MHz switching frequency 
with the previous 1MHz switching frequency the bandwidth 
should be higher in the voltage mode control. However, at 
high frequencies, the maximum bandwidth is limited by the 
output capacitor parasitic components and tolerances. The 
capacitor used has the following parasitic values: ESR=2m« 
and ESL=lnH. The open loop response of the voltage mode 
control is shown in Fig. 17. The maximum bandwidth is 
limited by the resonant frequency due to the parasitic ESL of 
the output capacitor (fre=1.6MHz), hence the bandwidth has 
to be reduced to avoid instabilities in closed loop. 
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Fig. 17. Effect of Cout parasitic components on the duty cycle to output 
voltage frequency response. 
Hence, the comparison is now done between the proposed 
control with a bandwidth of 50 kHz and the voltage mode 
control with a bandwidth of 1MHz, far enough from the 
resonant frequency to avoid instabilities. As shown in Fig. 18 
and Fig. 19, the proposed control with an external voltage 
loop of 50kHz bandwidth has the same voltage drop as a 
1MHz bandwidth voltage mode control. Their dynamic 
responses are also similar. With a switching frequency of 
5MHz and 1MHz bandwidth in the voltage mode control the 
components size can be reduced. From the practical point of 
view the design and implementation of 1MHz linear control 
is difficult due to parasitic effects, while 50kHz is easier to 
obtain (20 times less bandwidth). Since the bandwidth and 
components size are reduced the implementation and 
integration of the whole system, power converter and control, 
is more feasible. 
\ om (voltage mode control 
AB=lMHz) 
aut (proposed control 
_\B=50kHz) 
J-illLu *.'Ul 
Fig. 18. Output voltage response under a 10A/u,s load step (6 A). 
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Fig. 19. Inductor current response under a lOA/us load step (6 A). 
v. EXPERIMENTAL RESULTS 
The experimental results have been obtained on a buck 
converter being Vm=3V, V0Ut=lV, fsw=lMHz, L=830nH and 
Cout=130(iF and an external voltage loop designed for 50kHz. 
In order to implement the control, a commercial integrate has 
been used. The maximum switching frequency allowed in 
these controllers is 1MHz, for that reason this is the switching 
frequency selected. 
As expected and shown in Fig. 20 and Fig. 21 the control 
response is very fast. When the load step occurs the control 
reacts instantaneously saturating the duty cycle (Fig. 20) or 
keeping the main switch off (Fig. 21). The experimental 
results can be compared with the simulations with the same 
specifications, obtaining practically same results as shown in 
Fig. 22 and Fig. 23. The little differences are due to 
mismatches in the sensor and real bandwidth different to 
calculated in the experimental prototype. The advantage of 
the proposed control is that it works properly under these 
situations. 
Since the experimental results agree with the simulations, 
the same results can be expected at a switching frequency of 
5MHz. 
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Fig. 20. Experimental results. Load step up of 3.6A (2A/div), inductor 
current IL(2A/div), output voltage Vout (50mV/div) and gate signal (5V/div) 
with 2|xs/div time scale. 
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Fig. 21. Experimental results. Load step down of 3.6A (2A/div), inductor 
current IL (2A/div), output voltage Vout (50mV/div) and gate signal (5V/div) 
with 2|xs/divtime scale. 
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Fig. 22. Simulation results. Load step up of 3.6A 
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Fig. 23. Simulation results. Load step down of 3.6A. 
vi. CONCLUSIONS 
The proposed control is based on the capacitor current-
injected control described in [5] but using a non-invasive 
output capacitor current sensor [4]. The advantages of this 
control are: 1) constant switching frequency, 2) fast dynamic 
response, since it behaves as a feed-forward of the load 
current, and 3) low sensitivity to parasitic effects and 
mismatches due to slope compensation. As shown in 
simulations, at 5MHz switching frequency, the proposed 
control with a voltage loop of 50 kHz bandwidth has the 
same voltage drop as a 1 MHz bandwidth linear voltage mode 
control. Their dynamic responses are also similar. That means 
20 times less bandwidth making easier the implementation 
and design of the control, avoiding parasitic effects. This 
control is very appropriate for high switching frequency 
applications like integrated DC/DC converters since the fast 
dynamic response allows a reduction in the output capacitors 
required. Finally, experimental results have verified the fast 
dynamic response of the proposed control under load steps. 
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